BOOT_CFG1 register configuration

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

BOOT_CFG1 register configuration

787 次查看
syed1
Contributor II

Hello,

We're currently using the MIMXRT1011CAE5A processor and have imported an SDK example (flexspi_nor_polling_transfer). We've made some changes to the code, which I'll provide in the link below.

The value of BOOT_CFG1[7:0] is 0x0000FFFF. However, there is a 1 in bits [2:1], which selects the flash type as Micron octal DDR. We are using Micron NOR flash through FLEXSPI, which is in quad mode. Is this the reason our booting is not happening from QSPI NOR flash? If so, the register is in read-only mode. How can we change the value?

Additionally, the FLEXSPI NOR image layout specifies that the field 0x0000~0x00FF should be an OTFAD keyblob (if present). Is it necessary to generate this keyblob? If yes, how should it be generated?flash confg.png

0 项奖励
回复
4 回复数

763 次查看
Habib_MS
NXP Employee
NXP Employee

Hello @syed1 ,

 

 

In order to support you better, could you please provide me the next information?

  • Are you using the pins of BOOT _CFG to change your Flash mode or you are using fuses?
  • I understand that you are using a custom board, if this is the case, how are your connections of these pins (BOOT_CFG pins)? What about the BOOT_MODE pins?
  • How did you obtain the value of 0x0000FFFF in the BOOT_CFG register?

 

This information will help me to provide you better answer, thank you for providing me that.

BR,
Habib.

0 项奖励
回复

747 次查看
syed1
Contributor II

Hello 

Thank you for reaching out. Here are the details you requested:

Using Pins of BOOT_CFG or Fuses:

We are using the BOOT_CFG pins to change the Flash mode on our custom board.


The connections for the BOOT_MODE pins are as follows:

BOOT_MODE0: [The value is 0. The resistor is connected to ground]
BOOT_MODE1: [The value is 1]

The value of BOOT_MODE [1:0] is 10 (internal boot mode)

Obtaining the Value of 0x0000FFFF in the BOOT_CFG Register:

The value of 0x0000FFFF in the BOOT_CFG register was obtained by reading the register value during the boot process. This was verified using a debug interface and confirmed through our bootloader log outputs.
I hope this information helps. Please let me know if you need any further details or clarification.

Best regards,
Syed

 

 

 

 

0 项奖励
回复

720 次查看
Habib_MS
NXP Employee
NXP Employee

Hello again @syed1,

 

Thank for the provided information, with respect at your issue, you should check your connections of the BOOT_CFG pins, as well as making sure that nothing external to the MCU might be changing interfering with the signals of these pins during the booting process. It's important that their values are logic 0 when the processor is in BOOT process, to allow the processor to communicate to a Serial NOR, as shown in the image below:

Habib_Melchor_Santos_0-1716420304773.png

 

 

In the next image you can see which GPIO are the BOOT_CFG pins:

Habib_Melchor_Santos_1-1716420304774.png

 

Also, if you experience any issue, do not hesitate to let me know.

BR

Habib.

0 项奖励
回复

703 次查看
syed1
Contributor II

Hello @Pablo_Ramos 

Thank you for reaching out.

In the binary file that is generated for my application code I found that the IVT structure and boot data is between 0x1000 - 0x102F and my application binary starts from 0x2000.There are all F's in between 0x1030 to 0x1FFF.Is it correct?

Before loading program image do I need to flash any flash loader algorithm? 

It is mentioned in the PDF AN12238.

bin 3.pngbin 4.pngflashloader1.png

 

 

 

0 项奖励
回复