imx8qxp lpddr4 stress test issue

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

imx8qxp lpddr4 stress test issue

372 Views
angelo_d
Senior Contributor I

Hi all,

using ddr stress tool 1.0 (mx8_ddr_stress_test_ER14).

Trying to stress test a custom (not as mek) lpddr4, 

on windows side, afte ddr init, that works, tools gives:

"Incorrect SECO FW version 2.5.4 (2.6.0 or later required)"

On console side, i see 

*************************************************************************
       MX8 DDR Stress Test Version: ER14
       Built on Mar 27 2020 12:28:23
*************************************************************************

--Set up the MMU and enable I and D cache--
   - This is the Cortex-A35 core
  - Check if I cache is enabled 
  - Enabling I cache since it was disabled 
  - Push base address of TTB to TTBR0_EL3 
  - Config TCR_EL3 
  - Config MAIR_EL3 
  - Enable MMU 
  - Data Cache has been enabled 
  - Check system memory register, only for debug 

   - VMCR Check:
   - ttbr0_el3: 0x13d000
   - tcr_el3: 0x2051c
   - mair_el3: 0x774400
   - sctlr_el3: 0xc01815
   - id_aa64mmfr0_el1: 0x101122

  - MMU and cache setup complete 

*************************************************************************
            ARM Clock(CA35): 1200MHz
            DDR Clock: 1200MHz

============================================
        DDR configuration
DDR type is LPDDR4
Data width: 32, bank num: 8
Row size: 15, col size: 10
One chip select is used 
Number of DDR controllers used on the SoC: 1
Density per chip select:   1024MB 
Density per controller is: 1024MB 
Total density detected on the board is: 1024MB 

Command Bus Training was executed 
No DDR data training errors detected for DDRC0
============================================


Please re-download with the correct value

 

Note, i already checked related pdf and guides. 

Every help is appreciated.

 

thanks,

angelo

 

0 Kudos
Reply
0 Replies