Hi,
We are planing to use IMX7 processor with LPDDR3.
In the LPDDR3 Length Match Guideline its given as
"Match the signals of each byte group ± 55 mils to the strobe. Limit minimum DQS length to Clock (min) – 200 mils.If the DQS strobe is more than 200 mils shorter than Clock (min), consider manually adjusting each field of register
DDR_PHY_LVL_CON0. Increment +1 for each 100 mils that the DQS trace is shorter than Clock (min)."
Thanks & Regards,
Pushpanathan
Hi Pushpanathan
according to Table 19. DDR trace routing guidelines Hardware Development Guide
for i.MX7Dual and 7Solo Applications Processors
http://www.nxp.com/files/32bit/doc/user_guide/IMX7DSHDG.pdf
DQS strobe should have maximum length of Clock -10 mils
It is based upon allocating various margins of error for each of the areas that could affect
DDR timing, and still provide a safety margin to ensure that DDR operations fall within the requirements of the
JEDEC standards. Margins of error include areas such as: Internal silicon design, variances through the pads/
balls, PCB design variances, variences for the LPDDR3 device.
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------