i.mx6 Power Sequence

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 
3,511件の閲覧回数
tollerhecht
Contributor III

In my current project I want to use two parallel camera ports (CSI), powered with 1.8V on NVCC_CSI and NVCC_EIMx ports. The 1.8V supply and the camera ports come from a camera subsystem. When the i.mx6 processor is switched off, the camera system keeps the 1.8V supply and I/Os alive. This means that NVCC_CSI and NVCC_EIMx are still powered with 1.8V, while other i.mx6 power is turned off (except VDD_SNVS_IN). I didn't find anything in the datasheet, which is against this purpose. Anyway, I'm not shure if this is allowed.

Has anyone experiance with that ?

Are the NVCC supplies completely independend ?

Thanks and best regards

ラベル(1)
0 件の賞賛
返信
1 解決策
1,803件の閲覧回数
JorgeRama_rezRi
NXP Employee
NXP Employee

Hi Tollerhecht,

As long as VDD_SNVS_IN is powered before any other power supply, there are no other restrictions besides the ones listed in section 4.2.1 of the datasheet (case in which VDDARM_IN and VDDSOC in are supplied separately).

Best regards.

Jorge.

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,804件の閲覧回数
JorgeRama_rezRi
NXP Employee
NXP Employee

Hi Tollerhecht,

As long as VDD_SNVS_IN is powered before any other power supply, there are no other restrictions besides the ones listed in section 4.2.1 of the datasheet (case in which VDDARM_IN and VDDSOC in are supplied separately).

Best regards.

Jorge.

0 件の賞賛
返信