i.mx6 Audio Clock source form clk2_p/n

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

i.mx6 Audio Clock source form clk2_p/n

745件の閲覧回数
darrenwang
Contributor I

Can we get the Audio Clk 24.576 MHZ from i.mx6 CLK2_P/CLK2_N?

We want to output the i2s signal for audio dac, but we use an oscillator at i.mx6 pin D5 and pin D5.

ラベル(1)
0 件の賞賛
返信
2 返答(返信)

548件の閲覧回数
art
NXP Employee
NXP Employee

First, please note that CLK2_P and CLK2_N are the differential LVDS signals, not a regular logic High/Low signals. Most likely, your audio codec IC does not support the LVDS clock input.

Second, there seems to be no appropriate clock source inside i.MX6 processor (if using regular 24MHz crystal as the clock reference) to generate 24.576MHz frequency.

So, most likely, the answer is: no, it is not possible to use the CLK2_P and CLK2_N pins to output the 24.576MHz clock to an external audio codec.


Have a great day,
Artur

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信

548件の閲覧回数
darrenwang
Contributor I

Thanks for reply,

i meas i follow the SABRE AI CPU Card schematic.

use 24.576 oscillator  with a converter to CLK2_P/N .

then we want to ouput i2s signal as w5/BCLK;V6/DOUT/;U7/LRCLK,

so how can we to configuration the code to do this function?

Thank you.

0 件の賞賛
返信