i.MX25: Apply 3.3V to 1.5V OSC32K_XTAL & OSC_BYP

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

i.MX25: Apply 3.3V to 1.5V OSC32K_XTAL & OSC_BYP

590 次查看
norishinozaki
Contributor V

Hello Champs,

My customer designed a board which applys 3.3V external clock to 1.5V OSC32K_XTAL and OSC_BYP.

They are using an external clock device which output level is 3.3V.

They measured voltages at OSC32K_XTAL and OSC_BYP, which show 2.3V.

Seems like amount of 1.0V voltage is absorbed in i.MX25.

The boards are out in the market already and they would like to know what can be happened in the boards.

Can the applied 3.3V cause shortage of life time or something?

Best regards,

Nori Shinozaki

标签 (1)
0 项奖励
回复
2 回复数

498 次查看
art
NXP Employee
NXP Employee

The situation you describe is out of spec and, of course, can affect the product long-term stability and lifetime. The customer has to use an external level shifting circuit to get the input clock signal within the NVCC_DRYICE range, that is typically about 1.2 - 1.3V.


Have a great day,
Artur

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复

498 次查看
norishinozaki
Contributor V

Hello Atur,

Thanks, I understand the NVCC_DRYICE varies on QVCC in normal run mode.

For pads belonging to DRYICE power rail, when adjuesting voltage level or puling-up to VDD,  which VDD should they refer to, NVCC_DRYICE or QVCC?

Because the customer is not using DRYICE for reduced power mode and for security.

Best regards,

Nori Shinozaki

0 项奖励
回复