i.MX RT1020 MII Speed Control Register (MSCR)

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

i.MX RT1020 MII Speed Control Register (MSCR)

776 次查看
jfsimon1981
Contributor III

Good morning,

In man §37.5.1.8 ENET "Internal module clock frequency" (MDC pin, clock for MII/RMII interface), which clock does the table refer to (Internal module clock frequency) please ?

Regards

Jean-François

标记 (1)
0 项奖励
回复
3 回复数

713 次查看
jfsimon1981
Contributor III

Hi, Thanks, not really, in the #define i see 3 sources, i couldn't get a clear reading which those drive in the chip:

From clock setup in MCU expresso:
BOARD_BOOTCLOCKRUN_ENET_125M_CLK
BOARD_BOOTCLOCKRUN_ENET_25M_REF_CLK
BOARD_BOOTCLOCKRUN_ENET_500M_REF_CLK

The clock you refer to seems derived from BOARD_BOOTCLOCKRUN_ENET_125M_CLK but i couldn't see this in the man, except i missed something ?

Regards

Jean-François

0 项奖励
回复

698 次查看
Omar_Anguiano
NXP TechSupport
NXP TechSupport

To be more specific it refers to the reference clock. Regarding those macros, the frequency will depend on your phy. If your PHY uses 50MHz ref clock then the 125M clock will be the MAC.
If Reference clock is input then the frequency is the MAC clock:

Omar_Anguiano_0-1673651749256.png

Best regards,
Omar

 

0 项奖励
回复

723 次查看
Omar_Anguiano
NXP TechSupport
NXP TechSupport

Hello
Hope you are well.
It refers to the MAC clock referred on table 37-46:

Omar_Anguiano_1-1672855949415.png

Best regards,
Omar

 

0 项奖励
回复