i.MX RT1020 MII Speed Control Register (MSCR)

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

i.MX RT1020 MII Speed Control Register (MSCR)

529件の閲覧回数
jfsimon1981
Contributor III

Good morning,

In man §37.5.1.8 ENET "Internal module clock frequency" (MDC pin, clock for MII/RMII interface), which clock does the table refer to (Internal module clock frequency) please ?

Regards

Jean-François

タグ(1)
0 件の賞賛
3 返答(返信)

466件の閲覧回数
jfsimon1981
Contributor III

Hi, Thanks, not really, in the #define i see 3 sources, i couldn't get a clear reading which those drive in the chip:

From clock setup in MCU expresso:
BOARD_BOOTCLOCKRUN_ENET_125M_CLK
BOARD_BOOTCLOCKRUN_ENET_25M_REF_CLK
BOARD_BOOTCLOCKRUN_ENET_500M_REF_CLK

The clock you refer to seems derived from BOARD_BOOTCLOCKRUN_ENET_125M_CLK but i couldn't see this in the man, except i missed something ?

Regards

Jean-François

0 件の賞賛

451件の閲覧回数
Omar_Anguiano
NXP TechSupport
NXP TechSupport

To be more specific it refers to the reference clock. Regarding those macros, the frequency will depend on your phy. If your PHY uses 50MHz ref clock then the 125M clock will be the MAC.
If Reference clock is input then the frequency is the MAC clock:

Omar_Anguiano_0-1673651749256.png

Best regards,
Omar

 

0 件の賞賛

476件の閲覧回数
Omar_Anguiano
NXP TechSupport
NXP TechSupport

Hello
Hope you are well.
It refers to the MAC clock referred on table 37-46:

Omar_Anguiano_1-1672855949415.png

Best regards,
Omar

 

0 件の賞賛