about ADC sampling clock-2

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

about ADC sampling clock-2

跳至解决方案
776 次查看
goto11
Contributor III

hello,

 

Table 93. Recommended operating conditions for 12-bit ADC in .MX 7 Dual Family of Applications Processors Datasheet
Is it OK to make the RIEXT value larger than 250Ω (for example, from several kΩ to dozens of kΩ) when FCLK and FSOC are operated at close Min values?

What kind of problems will occur if the resistance value is increased?

 

best regards

Goto

标签 (1)
0 项奖励
回复
1 解答
681 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Goto

>Is it OK to make the RIEXT value larger than 250Ω..

not, sorry.

>What kind of problems will occur if the resistance value is increased?

it may affect measurement accuracy, details can be found on web, for example :

Required output impedance for ADC input? - Electrical Engineering Stack Exchange 


Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
回复
1 回复
682 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Goto

>Is it OK to make the RIEXT value larger than 250Ω..

not, sorry.

>What kind of problems will occur if the resistance value is increased?

it may affect measurement accuracy, details can be found on web, for example :

Required output impedance for ADC input? - Electrical Engineering Stack Exchange 


Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复