The register of RST_to_CKE of MMDC_MDOR

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

The register of RST_to_CKE of MMDC_MDOR

跳至解决方案
1,140 次查看
ko-hey
Senior Contributor II

Hi all

 

I want to know the time until DRAM_RESET goes high and CKE goes high.

I'm using i.MX6UL and DDR3.

 

Q1.

User can change the value to set by [5: 0] RST_to_CKE of MMDC_MDOR register.

Am I correct ?

 

 

Q2.

I set the value to 0x23 but the measured value is 424ns.

I understand that the time change by the parameter but I can't understand how to calculate.

Could you tell me how to calculate ?

 

 

I referred the following thread.

So if I need make case, please tell me.

https://community.nxp.com/message/964952

 

 

Ko-hey

 

标签 (3)
0 项奖励
回复
1 解答
920 次查看
Yuri
NXP Employee
NXP Employee

Hello,

  Customers can  modify bit field [5: 0] RST_to_CKE of MMDC_MDOR register.  

  We recommend customers using a 32 K  XTAL that has a short start up time, which ensures

that the MMDC initialization is using the 32 KHz XTAL as a reference, instead of the PVT dependent

inaccurate internal osc.

  If internal osc is applied in the case, it may be recommended using the Max value in the MDOR - RST_TO_CKE

to ensure that they always are above the 500us spec.This may result in some processors being delayed a little

longer than necessary, but will meet JEDEC specifications.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
回复
3 回复数
921 次查看
Yuri
NXP Employee
NXP Employee

Hello,

  Customers can  modify bit field [5: 0] RST_to_CKE of MMDC_MDOR register.  

  We recommend customers using a 32 K  XTAL that has a short start up time, which ensures

that the MMDC initialization is using the 32 KHz XTAL as a reference, instead of the PVT dependent

inaccurate internal osc.

  If internal osc is applied in the case, it may be recommended using the Max value in the MDOR - RST_TO_CKE

to ensure that they always are above the 500us spec.This may result in some processors being delayed a little

longer than necessary, but will meet JEDEC specifications.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复
920 次查看
ko-hey
Senior Contributor II

Hi Yuri Muhin

Thank you for reply.

I have another question.

Q1.

According to your answer, there is a case different from register setting value.

The cause is mainly PVT and 32KHz XTAL accuracy.

Am I correct ?

Q2.

> If internal osc is applied in the case, it may be recommended using the Max value in the MDOR - RST_TO_CKE to ensure that they always are above the 500us spec.

How to ensure the spec ?

Ensuring by register ?

Ko-hey

0 项奖励
回复
920 次查看
Yuri
NXP Employee
NXP Employee

Hello,

 1.

    Correct, PVT and 32KHz XTAL accuracy influences on the timings.

2.

  500us is minimal value,   Max value in the MDOR - RST_TO_CKE should provide 

greater time value. 

Regards,

Yuri.