Question, i.MX25 BT_SPARE_SIZ setting

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Question, i.MX25 BT_SPARE_SIZ setting

Jump to solution
1,050 Views
Aemj
Contributor IV

Dear team,

I would like to ask about BT_SPARE_SIZ setting of i.MX25.

On my customer’s i.MX25 board, NAND-flash which has page-size of 512Byte is used for Boot storage.

i.MX25 does not boot-up when they set BT_SPARE_SIZ to 218B.

And when they set BT_SPARE_SIZ to 128B, then i.MX25 can boot-up.

Is setting BT_SPARE_SIZ reasonable for 512B pagesize NAND?

Could you show me what BT_SPARE_SIZ should be set to for 512b pagesize NAND?

And please let me know BT_SPARE_SIZ setting for 2KB NAND as well.

Thanks,

Miyamoto

Labels (1)
0 Kudos
Reply
1 Solution
973 Views
Yuri
NXP Employee
NXP Employee

  Please refer to Table 3 (Fuse Descriptions) of the app note AN3684, regarding

using the spare size parameter :

BT_SPARE_SIZE - Specifies the size of spare bytes for 4 Kbyte page size NAND

Flash devices.

Note: 512 byte page devices have 16 bytes spare area size,

2 Kbyte page devices have 64 bytes spare area size.

Note: Assumes that the large spare area devices (218 byte) use 8-bit ECC.

Otherwise, 4-bit ECC.

< http://cache.freescale.com/files/dsp/doc/app_note/AN3684.pdf >

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
Reply
3 Replies
974 Views
Yuri
NXP Employee
NXP Employee

  Please refer to Table 3 (Fuse Descriptions) of the app note AN3684, regarding

using the spare size parameter :

BT_SPARE_SIZE - Specifies the size of spare bytes for 4 Kbyte page size NAND

Flash devices.

Note: 512 byte page devices have 16 bytes spare area size,

2 Kbyte page devices have 64 bytes spare area size.

Note: Assumes that the large spare area devices (218 byte) use 8-bit ECC.

Otherwise, 4-bit ECC.

< http://cache.freescale.com/files/dsp/doc/app_note/AN3684.pdf >

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos
Reply
973 Views
Aemj
Contributor IV

Dear Yuri,

Thanks for your reply.

Can I understand that BT_SPARE_SIZE must be 0(128B) for 512B and 2KB pagesize NAND?

Best Regards,

Miyamoto

0 Kudos
Reply
973 Views
Yuri
NXP Employee
NXP Employee

Correct - "BT_SPARE_SIZE must be 0(128B) for 512B and 2KB pagesize NAND".

~Yuri.

0 Kudos
Reply