Proper i.MX6Q MMDC register value

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Proper i.MX6Q MMDC register value

1,131件の閲覧回数
torus1000
Contributor V

Hi,

We tried to run DDR STRESS TESTER v2.7 with MCIMX6Q-SDB and compared *.cfg in yocto-L4.9.11-BSP and *.rvd in ProgrammingAid v2.2 then found following difference.

                       BSP *.cfg  Aid *.rvd
                       ------------------------
◇0x021b0008 0x09444040 0x24444040 // MMDC0_MDOTC
  ① tAOFPD 001 100: 5cycles   //min,max=2,8.5ns
  ② tAONPD 001 100: 5cycles   //min,max=2,8.5ns
◇0x021b000c 0x555A7975 0x555A79A4 // MMDC0_MDCFG0
  ③ tFAW 00111 01010: 11clocks  //min=37.5ns @1kPage
  ④ tCL 0101 0100: 5cycles   //min,max=0.47,0.53CK
◇0x021b0010 0xFF538F64 0xDB530F64 // MMDC0_MDCFG1
  ⑤ tRCD 111 110: 7clocks   //min=15ns @8-8-8
  ⑥ tRP 111 110: 7clocks   //min=15ns @8-8-8
◇0x021b0014 0x01FF00DB 0x01FF00DD // MMDC0_MDCFG2
  ⑦ tRRD 011 101: 6cycles   //min=4CK or 7.5ns
According to the manual, those field should be fill with corresponding value in DDR3 datasheet (or JDEC JESD79-3F) .
Why those two are different? Which one is correct?
Can anyone help me?
ラベル(2)
0 件の賞賛
返信
1 返信

993件の閲覧回数
joanxie
NXP TechSupport
NXP TechSupport

pls refer to the link as below, hope helpful for you.

https://community.nxp.com/message/836218 

0 件の賞賛
返信