Missing DRAM lines

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Missing DRAM lines

跳至解决方案
1,457 次查看
olegpereverzev
Contributor I

Hello. In my application I am trying to couple i.MX6 with standard 240-pin DDR3 UDIMM. I've noticed that DDR3 UDIMM specifications imply that you have DQM8 and SDQS8 (and inverted /SDQS8), but there are no such pins on i.MX6. As i understand this can lead to misclocking some chips on DIMM memory device.

Is there any way to fix such trouble? Like duplicating other signal or faking it? Or any other way?

标签 (5)
标记 (3)
0 项奖励
回复
1 解答
1,318 次查看
Yuri
NXP Employee
NXP Employee

  The 9-th [DQM8 and SDQS8 (and inverted /SDQS8)] is used for checking.
The i.MX6 memory controller does not support it.

~Yuri.

在原帖中查看解决方案

0 项奖励
回复
5 回复数
1,319 次查看
Yuri
NXP Employee
NXP Employee

  The 9-th [DQM8 and SDQS8 (and inverted /SDQS8)] is used for checking.
The i.MX6 memory controller does not support it.

~Yuri.

0 项奖励
回复
1,318 次查看
olegpereverzev
Contributor I

Thanks. So if I will use non-ECC memory I can ignore those pins?

0 项奖励
回复
1,318 次查看
igorpadykov
NXP Employee
NXP Employee

Probably yes.

0 项奖励
回复
1,318 次查看
olegpereverzev
Contributor I

Thanks, I'll give it a try.

0 项奖励
回复
1,318 次查看
igorpadykov
NXP Employee
NXP Employee

He Oleg

seems it can not be used with i.MX6, in general you can

look at datasheet and try to understand purpose of DQM8 and SDQS8.

I doubt if it can be "duplicated" or "fixed" by some way.

Best regards

igor