How to change Duty of LSCLK of i.MX25

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

How to change Duty of LSCLK of i.MX25

ソリューションへジャンプ
1,372件の閲覧回数
yuuki
Senior Contributor II

Dear all,

We connect an LCD panel to i.MX25.
LSCLK is 44.3MHz.

A frequency is 44.3MHz of the set value.

However, Duty is not 50%.

Please see the following figure.

LCDC_LSCLK.png

Is there the method to change Duty of LSCLK to 50%?
We referred to a reference manual, but were not able to find the method.

Best Regards,
Yuuki

ラベル(1)
タグ(2)
0 件の賞賛
返信
1 解決策
1,268件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Yuuki

duty cycle is not configurable but it can be improved

by using dividers as even numbers (preferably as 2**N) for both

LCDC pixel clock rate divider and LCDC_CLK (PER DIV7).

Also increasing drive strength of clock pad may slightly

improve waveform.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
3 返答(返信)
1,269件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Yuuki

duty cycle is not configurable but it can be improved

by using dividers as even numbers (preferably as 2**N) for both

LCDC pixel clock rate divider and LCDC_CLK (PER DIV7).

Also increasing drive strength of clock pad may slightly

improve waveform.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
1,268件の閲覧回数
yuuki
Senior Contributor II

Dear Igor-san,

Thank you for your support.

We generate LSCLK=44.3MHz from AHB=133MHz.
At this case, we set PERDIV7=0(divided by 1) and PCD=2(divided by 3).

Changing AHB frequency affects the whole system.
Therefore we cannot change the AHB frequency, and PERDIV7 or PCD cannot set even numbers.

In addition, is there the method?

If there is not a method, we have to examine an LCD panel allowing this clock Duty.
Would you tell me the theoretical value of LSCLK Duty in the following setting?

May I have advice?

Best Regards,
Yuuki

0 件の賞賛
返信
1,268件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Yuuki

duty cycle is not configurable, there are no methods

for its changing.

Best regards

igor

0 件の賞賛
返信