How to change Duty of LSCLK of i.MX25

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

How to change Duty of LSCLK of i.MX25

Jump to solution
1,447 Views
yuuki
Senior Contributor II

Dear all,

We connect an LCD panel to i.MX25.
LSCLK is 44.3MHz.

A frequency is 44.3MHz of the set value.

However, Duty is not 50%.

Please see the following figure.

LCDC_LSCLK.png

Is there the method to change Duty of LSCLK to 50%?
We referred to a reference manual, but were not able to find the method.

Best Regards,
Yuuki

Labels (1)
Tags (2)
0 Kudos
Reply
1 Solution
1,343 Views
igorpadykov
NXP Employee
NXP Employee

Hi Yuuki

duty cycle is not configurable but it can be improved

by using dividers as even numbers (preferably as 2**N) for both

LCDC pixel clock rate divider and LCDC_CLK (PER DIV7).

Also increasing drive strength of clock pad may slightly

improve waveform.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
Reply
3 Replies
1,344 Views
igorpadykov
NXP Employee
NXP Employee

Hi Yuuki

duty cycle is not configurable but it can be improved

by using dividers as even numbers (preferably as 2**N) for both

LCDC pixel clock rate divider and LCDC_CLK (PER DIV7).

Also increasing drive strength of clock pad may slightly

improve waveform.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 Kudos
Reply
1,343 Views
yuuki
Senior Contributor II

Dear Igor-san,

Thank you for your support.

We generate LSCLK=44.3MHz from AHB=133MHz.
At this case, we set PERDIV7=0(divided by 1) and PCD=2(divided by 3).

Changing AHB frequency affects the whole system.
Therefore we cannot change the AHB frequency, and PERDIV7 or PCD cannot set even numbers.

In addition, is there the method?

If there is not a method, we have to examine an LCD panel allowing this clock Duty.
Would you tell me the theoretical value of LSCLK Duty in the following setting?

May I have advice?

Best Regards,
Yuuki

0 Kudos
Reply
1,343 Views
igorpadykov
NXP Employee
NXP Employee

Hi Yuuki

duty cycle is not configurable, there are no methods

for its changing.

Best regards

igor

0 Kudos
Reply