About SD Card Power Down

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

About SD Card Power Down

ソリューションへジャンプ
1,896件の閲覧回数
goto11
Contributor III

Hello,Community

As shown below, at power down, CLK, CMD and DATA must be logic 0.

For example, if you use SW_MUX_CTL_Register(IOMUXC_SW_MUX_CTL_PAD_SD1_CLK) for ALT0_SD1_CLK and use it as a clock, do you have to perform the following processing at power down?

Or can the program force a logical 0 to be output?

1.Change the allocation to 100kPD(IOMUXC_SW_PAD_CTL_PAD_SD1_CLK).
2. Change the allocation to ALT5_GPIO5_IO3(IOMUXC_SW_MUX_CTL_PAD_SD1_CLK).
3. Assign to input with GPIOx_GDIR.

pastedImage_1.png

best regards

Goto

ラベル(1)
0 件の賞賛
返信
1 解決策
1,850件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi GoTo

you are right, one can force signals to logical 0 in software

using your sequence.


Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,851件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi GoTo

you are right, one can force signals to logical 0 in software

using your sequence.


Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信