Hi @youxi,
The Block 0 must not be accessed by any master during a flash operation on that block.
The code (in SRAM or another block) that launches the flash operation must not read any data from Block 0.
If interrupts stay enabled, the vector table, ISRs, and the data that the ISRs read must not be in Block 0.
BR, Daniel