ADHWT hardware trigger concept in ADC peripheral of S32K144 MCU

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

ADHWT hardware trigger concept in ADC peripheral of S32K144 MCU

229 次查看
Kunal_Gettobyte
Contributor III

In chapter 44.5.3 of S32K1 Reference Manual, it is written: 

 

 The ADC module has a selectable asynchronous hardware conversion trigger, ADHWT,
that is enabled when SC2[ADTRG] is set and a hardware trigger select event,
ADHWTSn, has occurred. This source is not available on all MCUs. See the chip
specific ADC information for information on the ADHWT source and the ADHWTSn
configurations specific to this MCU.
When an ADHWT source is available and hardware trigger is enabled, that is
SC2[ADTRG] = 1, a conversion is initiated on the rising edge of ADHWT after a
hardware trigger select event, ADHWTSn, has occurred. If a conversion is in progress
when a rising edge of a trigger occurs, the rising edge is ignored. In continuous
conversionn configuration, only the initial rising edge to launch continuous conversions
is observed, and until conversion is aborted, the ADC continues to do conversions on the
same SCn register that initiated the conversion. The hardware trigger function operates in
conjunction with any of the conversion modes and configurations. 


 

What do we here mean by rising edge of ADHWT??

ADHWT stands for, Analog To Digital Hardware Trigger conversion. ADHWT term particullary means here the enablement of Analog to Digital Conversion by Hardware Trigger.

So what do we mean by rising edge of ADHWT. ADHWT is not some pin of a mcu or signal given to mcu pin. So, what do we here mean by rising edge of ADHWT??

 

标记 (2)
0 项奖励
回复
1 回复

168 次查看
_Leo_
NXP TechSupport
NXP TechSupport

Hi,

Thank you so much for your interest in our products and for using our community.

The term refers to an on-chip signal transition from low to high. It can be or not routed to an external pad.

Have a nice day!

0 项奖励
回复