9S12XEG128 controller: MPU, XGATE work together problem

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

9S12XEG128 controller: MPU, XGATE work together problem

712 次查看
prasadgarge
Contributor I

I am using 9S12XEG128 controller. I successfully established communication with sensor through XGATE, SPI.

However, now when I try to configure MPU (first application triggered MPU self test and then proper operation), then XGATE software error interrupt gets generated.

So, I refer "Software error interrupt" related pdf, I can find I have to configure RAMWPC, RAMXGU, RAMSHU, RAMSHL registers for defining XGATE, CPU, shared RAM areas.

However, when I try to find above mentioned registers I could not find them in controller's register definition file. Also, in other pdfs found over net, these mentioned registers addresses coincide with MPUDESC2, MPUDESC3, MPUDESC4, MPUDESC5 registers. Please suggest how to access RAMWPC, RAMXGU, RAMSHU, RAMSHL registers or what could be other problem.

标签 (1)
0 项奖励
回复
1 回复

524 次查看
lama
NXP TechSupport
NXP TechSupport

Please look at the chapter 4.3 in the

http://cache.freescale.com/files/microcontrollers/doc/app_note/AN3242.pdf

"4.3 RAM Protection

The RAM protection configuration registers in the S12XD MMC (RAMWPC, RAMXGU, RAMSHL and

RAMSHU) do not exist on the S12XE. The functionality of these S12XD registers is now part of the MPU

  1. See Section 11.2, “MPU Access Violation Vector”."

Best Regards, Ladislav

0 项奖励
回复