> Is this normal?
This is "cut and paste" issue when the figures were taken from P3041 Hardware Specifications "as is", which is not correct for the P2041.
The P2041 has only one Debug/Aurora lane - Lane A in the SerDes Bank2 (SD_TX/RX[10])
The corrected Figure 58:
