PN7150 frontend not working

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

PN7150 frontend not working

1,999 Views
Breeze
Contributor II

Hi Expert,

We use K64F + OM5578/PN7150AR eval board for functional check. After this, we start to use KL17 integrating with PN7150. It seems KL17 can communicate with PN7150 thru NCI command thru I2C interface. But no work for frontend side, we notice no voltage on VDD(TX) & VDD(TX_IN) and 27.12MHz is not oscillation. From the user manual, there is CLOCK_SEL_CFG, the default is set to 0x11b (RFU). Could we send NCI command to switch to 0x00b (27.12MHz quartz). Or any point we have to take care with? Thanks for your kindly reply.

Gilbert 

Labels (2)
Tags (1)
3 Replies

1,480 Views
Breeze
Contributor II

Dear Jorge,

We found some code is not included into compilation, and now we can access the NFC tag. Thank you very much!

Best Regards.,

Gilbert

1,480 Views
massimo1
Contributor I

Hi Gilbert

I'm experiencing the same problem as yours in our custom made PN7150 board. The I2C is responding correctly to all commands but the frontend doesn't turn on - no voltage on VDD(tx)...

I was curious to know how you solved the problem.

Thanks

Massimo

0 Kudos
Reply

1,480 Views
Jorge_Gonzalez
NXP Employee
NXP Employee

Hello Gilbert,

Please provide more details about your setup (HW and SW):

- Are you measuring the voltages and oscillation in the evaluation board or in a custom board with the PN7150?

- Have you verified that the I2C communication is working and the PN7150 responds to the KL17?

- What software are you using, the example NXP-NCI project?

About CLOCK_SEL_CFG, your understanding is incorrect. Pay attention to the bit position:

Default value is 0x11 = 0b00010001.

- Bits [4:3] are for Clk Source. Default value is 10b = PLL.

- Bits [2:0] are for Clk In frequency. Default value is 001 = 19.2 MHz.

To configure for a 27.12 MHz crystal you can use for example the value 0x08 = 0b00001000 (bits [4:3] = 01).

The command frame to send for this configuration would be [0x20 0x02 0x05 0x01 0xA0 0x03 0x01 0x08].

Best Regards!

Jorge Gonzalez