Does MPC5744P have standby mode?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Does MPC5744P have standby mode?

ソリューションへジャンプ
670件の閲覧回数
ChenBowen
Contributor II

Dear expert:

      It seems that the standby mode is not mentioned in 5744PRM document.  Doer 5744 have that mode?

 

15.PNG

0 件の賞賛
返信
1 解決策
650件の閲覧回数
petervlna
NXP TechSupport
NXP TechSupport

Hello,

MPC5744P doesn not have standby mode.

petervlna_0-1670217452718.png

 

59.4.2.6 HALT0 Mode

This mode is intended as a first-level low-power mode with

• the core clocks frozen the additional core clocks frozen
• XBAR masters cannot operate in system HALT0 mode as they are clock gated. Also,
NPC should be enabled if mode transition is initiated while debugger is connected
• only a few peripherals running
and to be used by software
• to wait until it is required to do something and then to react quickly (i.e., within a few
system clock cycles of an interrupt event)

 

59.4.2.7 STOP0 Mode

This mode is intended as an advanced low-power mode with:
• the core clock frozen
• the additional core clocks frozen
• XBAR masters cannot operate in system STOP0 mode as they are clock gated. Also,
NPC should be enabled if mode transition is initiated while debugger is connected
• almost all peripherals stopped

 

So in case you are for example waiting for some external event (measurement, etc...) you will need HALT mode (where core is only frozen)  but peripherals are running with clock. For example DMA control of measurements from ADC and CTU with no core interventions.

Best regards,

Peter

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
651件の閲覧回数
petervlna
NXP TechSupport
NXP TechSupport

Hello,

MPC5744P doesn not have standby mode.

petervlna_0-1670217452718.png

 

59.4.2.6 HALT0 Mode

This mode is intended as a first-level low-power mode with

• the core clocks frozen the additional core clocks frozen
• XBAR masters cannot operate in system HALT0 mode as they are clock gated. Also,
NPC should be enabled if mode transition is initiated while debugger is connected
• only a few peripherals running
and to be used by software
• to wait until it is required to do something and then to react quickly (i.e., within a few
system clock cycles of an interrupt event)

 

59.4.2.7 STOP0 Mode

This mode is intended as an advanced low-power mode with:
• the core clock frozen
• the additional core clocks frozen
• XBAR masters cannot operate in system STOP0 mode as they are clock gated. Also,
NPC should be enabled if mode transition is initiated while debugger is connected
• almost all peripherals stopped

 

So in case you are for example waiting for some external event (measurement, etc...) you will need HALT mode (where core is only frozen)  but peripherals are running with clock. For example DMA control of measurements from ADC and CTU with no core interventions.

Best regards,

Peter

0 件の賞賛
返信
668件の閲覧回数
ChenBowen
Contributor II

By the way, Halt or Stop , which mode is similiar to sleep mode ?

タグ(1)
0 件の賞賛
返信