Display configuration

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Display configuration

ソリューションへジャンプ
1,245件の閲覧回数
tech_mofu
Contributor II

Hi Nxp team,

We are working on xpc560s EVB (176 pin module) for developing low-cost instrument cluster. 

We used New Heaven display ( NHD-4.3-800480CF-ASXP-CTP) with lab0 code for this exercise.

We first tried to test the interface between DCU and the TFT LCD panel by using color bar mode.

We could mode two observations from this,

1. When the  Invert Horizontal & Vertical Synchronize signals (from SYN_POL Register) is active low we can see the pattern but the color is not matching(attached the image below-colour_bar_H_V_Inv.jpg) as per the COL_BAR1..8 Register.

2.When the Invert Horizontal & Vertical Synchronize signals (from SYN_POL Register) is active high we can see some pattern as per the COL_BAR1..8 Register(Image-colour_bar_H_V.jpg) but some are missing in the sequence.

DCU is configured as per the New Heaven display ( NHD-4.3-800480CF-ASXP-CTP). 

RASTER_EN bit was also enabled in this exercise.

Kindly verify which observation is correct and guide us to proceed further.

 

Thanks 

Vivishekh

0 件の賞賛
返信
1 解決策
1,218件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

Hi, do you have correctly connected RGB signals according panel manufacturer's datasheet?

Have you checked AN4187?

https://www.nxp.com/docs/en/application-note/AN4187.pdf

 

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
1,219件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

Hi, do you have correctly connected RGB signals according panel manufacturer's datasheet?

Have you checked AN4187?

https://www.nxp.com/docs/en/application-note/AN4187.pdf

 

0 件の賞賛
返信
1,191件の閲覧回数
tech_mofu
Contributor II

Thanks David for the inputs.

We did not configure the DE (Display enable) port correctly. Once we configured appropriately at the DCU side it worked. 

We tested the Bar graphs and Freescale bitmap display and it worked.

Regards

Raghu