LPC3141, CS High to OE High Timing Question

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

LPC3141, CS High to OE High Timing Question

Jump to solution
1,290 Views
StanleyH
NXP Employee
NXP Employee

Hi Support team,

  We have a question about the timing specification in the LPC3141 datasheet. Need some explanation.

Please refer the tCSHOEH specification in the SRAM controller module as below. The minimum requirement is 3ns. However our typical is 0ns. Seems strange. Is the data correct? If yes, can you please give some explanation. Thanks.

pastedImage_3.png

pastedImage_4.png

-Customer, Delta IABU.

Labels (1)
1 Solution
1,199 Views
xiangjun_rong
NXP TechSupport
NXP TechSupport

Hi, Stanley,

Regarding your question, I have consulted with engineer in AE team, we think it is a typo, it should be -3ns instead of 3ns.
The spec tCSHOEH is the time from CS HIGH to OE HIGH, when the rising edge of OE signal is before the rising edge of CS signal, it is a negative value. It can explain why the minimum is 3, typical is 0. In other words, it should be:
minimum     typical
-3ns            0
Hope it can help you.

View solution in original post

2 Replies
1,200 Views
xiangjun_rong
NXP TechSupport
NXP TechSupport

Hi, Stanley,

Regarding your question, I have consulted with engineer in AE team, we think it is a typo, it should be -3ns instead of 3ns.
The spec tCSHOEH is the time from CS HIGH to OE HIGH, when the rising edge of OE signal is before the rising edge of CS signal, it is a negative value. It can explain why the minimum is 3, typical is 0. In other words, it should be:
minimum     typical
-3ns            0
Hope it can help you.

1,199 Views
StanleyH
NXP Employee
NXP Employee

Hi X.J,

  Thanks a lot for the reply.

0 Kudos