Input CLK for CAN on LPC5536

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Input CLK for CAN on LPC5536

875件の閲覧回数
ja_lpc
Contributor III

Currently working on LPC5536uC for one product.

Through the Zephyr LPC5536 was getting configured to internal 96MHZ FRO.

But with the help of clock and pin tool on MCUXpress IDE I made changes to use the external clk via PLL and drive the main clock to 150MHz.

I see in the config tool that by default the CANCLKDIV value is 1 and hence CAN will endup getting fed with 150MHz in my case.

But for a 1Mbps on CAN, how much should be the CAN clock so that I can set the divider accordingly?

0 件の賞賛
返信
5 返答(返信)

791件の閲覧回数
Alice_Yang
NXP TechSupport
NXP TechSupport

Hello @ja_lpc 

You can choose clock source for CAN, then use CANCLKDIV to get Baud rate. About detail recommend refer to CAN demo under SDK, and

config tool.

 

BR

Alice

0 件の賞賛
返信

861件の閲覧回数
Alice_Yang
NXP TechSupport
NXP TechSupport

Hello @ja_lpc 

You can directly config baud rate on configuration tool as below:

 

Alice_Yang_0-1698046164242.png

 

BR

Alice

 

0 件の賞賛
返信

855件の閲覧回数
ja_lpc
Contributor III

Would this mean, we don't have to adjust the input frequency?

0 件の賞賛
返信

834件の閲覧回数
Alice_Yang
NXP TechSupport
NXP TechSupport

Hello @ja_lpc 

" adjust the input frequency?"

->> Please describe it more detail.

 

BR

Alice

0 件の賞賛
返信

817件の閲覧回数
ja_lpc
Contributor III

The input frequency to the CAN

0 件の賞賛
返信