Role of NFC clock of MK70FN1M0VMJ12 in accessing NAND FLASH

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Role of NFC clock of MK70FN1M0VMJ12 in accessing NAND FLASH

641件の閲覧回数
puspamnayak
Contributor III

Dear Members,

I am very eager to know how NFC clock is playing role in accessing data from Parallel NAND FLASH as I am not able to see or find  any NFC clock pin at MK70FN1M0VMJ12.

So wanted to know that without NFC clock pin how handshaking is happening between of MK70FN1M0VMJ12 and Parallel NAND Flash or NFC is using BUS CLOCK.

While Interfacing NFC to Parallel NAND Flash shall I consider NFC CLOCK or BUS CLOCK. Please let me know

Request you to give some more details on this.

Kindly reply at earliest

Best Regards,

Puspam Nayak

タグ(1)
0 件の賞賛
返信
1 返信

511件の閲覧回数
Rick_Li
NXP Employee
NXP Employee

Hi Puspam Nayak,

while interfacing NFC to NAND Flash, there is no need to consider NFC clock or BUS clock.

as is said in the reference manual of K70, what you need to consider is to configure the NFC clock fast enough (usually >33Mhz) according to the data sheet of flash device.

the communication with NAND flash is asynchronous communication, there is no much requirement on frequency range of NFC.

hope it helps!

0 件の賞賛
返信