Mismatch of KL25Z pin numbers between Pinout and User Manual documents

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Mismatch of KL25Z pin numbers between Pinout and User Manual documents

ソリューションへジャンプ
784件の閲覧回数
fireflies_at_night
Contributor II

Hi everyone,

I was looking at the FRDM-KL25Z MCU documents for User Manual (Rev 2) and Pinouts (Rev 1.0) and saw an apparent discrepancy between PTE0 and PTE1 assignments on the board?

In the Pinouts, PTE0 is assigned to J2 20 and PTE1 is assigned to J2 18, while in the User Manual Pg14, PTE0 is assigned to J2 18 and PTE1 is assigned to J2 20. 

Which one should I follow here?

Thanks!

 

ラベル(1)
0 件の賞賛
返信
1 解決策
764件の閲覧回数
Miguel04
NXP TechSupport
NXP TechSupport

Hi @fireflies_at_night 

The correct pinouts are PTE1 J2-20 and PTE0 J2-18, depending on your KL25Z you will have a printed pinout on the back side of the board. Thanks for reporting the mismatch, I'll report it as soon as possible.

Best regards, Miguel.

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
765件の閲覧回数
Miguel04
NXP TechSupport
NXP TechSupport

Hi @fireflies_at_night 

The correct pinouts are PTE1 J2-20 and PTE0 J2-18, depending on your KL25Z you will have a printed pinout on the back side of the board. Thanks for reporting the mismatch, I'll report it as soon as possible.

Best regards, Miguel.

0 件の賞賛
返信