KV5 TRACE_CLKOUT Divider

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

KV5 TRACE_CLKOUT Divider

798 次查看
ohiogt
Contributor III

I'm using a MKV58 and observing the TRACE_CLKOUT.  I found the divider enable in CLKDIV4 disables the output but the divisor appears to have no effect.  I only see the fixed divide-by-2 applied to MCGOUTCLK.  Are additional configuration steps required?

SIM->CLKDIV4 &= ~(SIM_CLKDIV4_TRACEDIV_MASK | SIM_CLKDIV4_TRACEFRAC_MASK);
SIM->CLKDIV4 |= (SIM_CLKDIV4_TRACEDIVEN_MASK | SIM_CLKDIV4_TRACEDIV(3U));

pastedImage_1.png

标签 (1)
标记 (2)
0 项奖励
回复
2 回复数

724 次查看
miduo
NXP Employee
NXP Employee

Hi,

The Trace clock depends on two clock sources - MCGOUTCLK and Core/system in SIM_SOPT2[TRACECLKSEL]. The trace clock divider setup in SIM_CLKDIV4[TRACEFRAC,TRACEDIV]. The TRACE_CLKOUT pin will be at maximum half of the selected clock source.

0 项奖励
回复

724 次查看
ohiogt
Contributor III

Fang,

I understand the basic operation, my issue is that the divisor and frac settings appear to have no effect on the clock output.  Do you have any information on this?

Shawn

0 项奖励
回复