K70 reset pin state

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

K70 reset pin state

843件の閲覧回数
stephenchorlton
Contributor II

On the K70 when a watchdog reset occurs the state of the RESET_b pin does not change.

Is this correct?

The manual implies that it should go low when a watchdog reset occurs.

ラベル(1)
0 件の賞賛
返信
2 返答(返信)

569件の閲覧回数
Jorge_Gonzalez
NXP Employee
NXP Employee

Hello Stephen Chorlton:

The Reset_b pin is expected to assert (change from high to low) with a watchdog reset. I took the next scope image from a TWR-K70F120M constantly resetting by the watchdog:

pastedImage_0.jpg

Are you using a custom board? Can you show the schematics for the Reset_b pin connection?


Regards!,
Jorge Gonzalez

0 件の賞賛
返信

569件の閲覧回数
stephenchorlton
Contributor II

Hi Jorge,

Thanks for the prompt reply.

I have some more information regarding our problem.

We do see a pulse on the Reset_b pin when I deliberately cause a reset via the watchdog.

The problem we have is if the clock source to the K70 fails. Clock is sourced from an external phy chip.

This causes the watchdog to go off (watchdog clocked by LPO), but we do not see a pulse on the Reset_b line.

Is the reset pulse driven by the input clock?

The underlying problem is that we require the reset pulse to reset the phy chip and restart the clock.

Regards,

Steve

Stephen Chorlton | Software Engineer

Tel: +44 1323 525313 | Steve.Chorlton@edwardsvacuum.com<mailto:Steve.Chorlton@edwardsvacuum.com>

15 Marshall Road, Eastbourne, East Sussex, BN22 9BA, UK | www.edwardsvacuum.com<http://www.edwardsvacuum.com/>;

Edwards Ltd | Registered in England and Wales No. 6124750

Registered office: Manor Royal, Crawley, West Sussex RH10 9LW

0 件の賞賛
返信