i.MX6Q SABRE SDP/B DDR3 Register Programming Aid

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

i.MX6Q SABRE SDP/B DDR3 Register Programming Aid

786件の閲覧回数
hirosuzu
Contributor I

Please tell me  about the question.

He recommended setting value is 1.
Why is this?

DRAM_Data is single-end signals.
So I think it is "CMOS input type" setting.

 

 IOMUXC_SW_PAD_CTL_GRP_DDRMODE

 

  bit17 DDR_INPUT
   DDR / CMOS Input Mode Field
   Select one out of next values for group: DDRMODE (Pads: DRAM_D[63:0]).
    0: CMOS input type
    1: Differential input mode (recommended)"

Best regards,

ラベル(1)
0 件の賞賛
返信
1 返信

640件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

  Hope the following clarifies the issue.

https://community.nxp.com/message/447244 

Regards,

Yuri.

0 件の賞賛
返信