i.MX6 eCSPI Write/Read Timing Understanding

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

i.MX6 eCSPI Write/Read Timing Understanding

ソリューションへジャンプ
871件の閲覧回数
chris_lambrecht
Contributor III

In looking at the Electrical Characteristics for the i.MX6 ULL processor (IMX6ULLCED PDF), Figure 35 and Table 47 indicate that there is a SPI Write timing of 15ns while there is a SPI Read Timing of 43ns (CS1) in Master Mode.

I read this to mean that the MISO data will not be registered correctly by the i.MX6 ULL processor if the i.MX6 is generating a SPI SCLK at a frequency greater than 23MHz (43ns). Therefore, if the i.MX6 wants to be able to register MISO data correctly, it must always run with a SPI clock slower than 43ns, or change between a faster clock when it doesn't care about the MISO data and a slower clock, when it does care to receive valid data.

Is this a correct understanding of these two timing parameters?

Thanks,

Chris

ラベル(1)
0 件の賞賛
返信
1 解決策
865件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Chris

 

yes your understanding is correct.

 

Best regards
igor

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
860件の閲覧回数
chris_lambrecht
Contributor III

Thanks!!

0 件の賞賛
返信
866件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Chris

 

yes your understanding is correct.

 

Best regards
igor

0 件の賞賛
返信