The status of FET in PMIC_ON_REQ pin

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

The status of FET in PMIC_ON_REQ pin

ソリューションへジャンプ
801件の閲覧回数
ko-hey
Senior Contributor II

Hi all,

 

I have a question about the status of FET in PMIC_ON_REQ.

The FET of PMIC_ON_REQ will be open drain when the voltage of VDD_SNVS_IN is input.

Am I correct ?

 

The FET stay GND before the voltage of VDD_SNVS_IN is input.

Am I correct ?

 

Ko-hey

 

ラベル(4)
0 件の賞賛
1 解決策
663件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Ko-hey

>The FET of PMIC_ON_REQ will be open drain when the voltage of VDD_SNVS_IN is input. Am I correct ?

 correct

>The FET stay GND before the voltage of VDD_SNVS_IN is input. Am I correct ?

yes correct.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
1 返信
664件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Ko-hey

>The FET of PMIC_ON_REQ will be open drain when the voltage of VDD_SNVS_IN is input. Am I correct ?

 correct

>The FET stay GND before the voltage of VDD_SNVS_IN is input. Am I correct ?

yes correct.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛