Regarding DDR3 for iMX6 Quad

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Regarding DDR3 for iMX6 Quad

跳至解决方案
901 次查看
SreedharNair
Contributor I

Hi Guys,

I have few more doubts regarding ddr3 for imx6,

1, Is it possible to design the imx6 with only one ddr3 chip (512 MB) ? The imx6 design guide shows 2 Gbyte and 4 Gbyte configurations which has 4 and 8 chips respectively. If we can design with one chip then does it mean the layout is in flyby topology and we need to include termination resistors?

2, Is there any difference between layout requirements for ddr3 and ddr3L other than the voltage requirement for imx6 ?

Regards,
Sreedhar

标签 (1)
0 项奖励
回复
1 解答
894 次查看
igorpadykov
NXP Employee
NXP Employee

Hi SreedharNair

 

1.> Is it possible to design the imx6 with only one ddr3 chip (512 MB) ?

 

yes

 

> If we can design with one chip then does it mean the layout is in flyby

>topology and we need to include termination resistors?

 

no need for flyby and termination.

 

2. no differencies

 

Best regards
igor

在原帖中查看解决方案

0 项奖励
回复
3 回复数
895 次查看
igorpadykov
NXP Employee
NXP Employee

Hi SreedharNair

 

1.> Is it possible to design the imx6 with only one ddr3 chip (512 MB) ?

 

yes

 

> If we can design with one chip then does it mean the layout is in flyby

>topology and we need to include termination resistors?

 

no need for flyby and termination.

 

2. no differencies

 

Best regards
igor

0 项奖励
回复
889 次查看
SreedharNair
Contributor I

@igorpadykov  Thanks so much for your reply.

I have one more query if we are using byte group 1 and 2 for the single memory chip, What is to be done with the remaining byte group pads? Do we leave then not connected or do we have to ground then?

Thanks in Advance,

Sreedhar

 

0 项奖励
回复
884 次查看
igorpadykov
NXP Employee
NXP Employee

Hi SreedharNair

 

they can be left unconnected.

 

Best regards
igor

0 项奖励
回复