PMIC_ON_REQ state after SNVS on imX6ULL

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

PMIC_ON_REQ state after SNVS on imX6ULL

ソリューションへジャンプ
892件の閲覧回数
AMAL-DICORTECH
Contributor I

Hi,

I am trying to figure out the first power up of the imX6ULL.

I am planning to power the SNVS with a 3.3V LDO and provide the PMIC_ON_REQ as the enable signals for the switchers providing 3v3 and 1v8 voltages.

1) will the PMIC_ON_REQ (pin T9 be) automatically asserted on powering up the VSS_SNVS_IN?

Thanks and Regards

Amal A G 

0 件の賞賛
返信
1 解決策
878件の閲覧回数
riteshmpatel
NXP TechSupport
NXP TechSupport

Hi @AMAL-DICORTECH,

I hope you are doing well.

Since there is an internal Pull up (100K) of VDD_SNSVS_IN power rail on the PMIC_ON_REQ pin, as soon as the SNVS voltage is turned ON, the PMIC_ON_REQ pin will be driven high.

Please make sure to follow the power-up sequence mentioned in the datasheet. For reference, one can refer to the iMX6ULL EVK schematic design.

Thanks & Regards,
Ritesh M Patel

元の投稿で解決策を見る

0 件の賞賛
返信
3 返答(返信)
850件の閲覧回数
AMAL-DICORTECH
Contributor I

Hi, @riteshmpatel,

I am having another query regarding the PMIC_ON_REQ pin in i.MX6.ULL. Can you please comment on the amount of current that can be sourced from this pin . 

0 件の賞賛
返信
879件の閲覧回数
riteshmpatel
NXP TechSupport
NXP TechSupport

Hi @AMAL-DICORTECH,

I hope you are doing well.

Since there is an internal Pull up (100K) of VDD_SNSVS_IN power rail on the PMIC_ON_REQ pin, as soon as the SNVS voltage is turned ON, the PMIC_ON_REQ pin will be driven high.

Please make sure to follow the power-up sequence mentioned in the datasheet. For reference, one can refer to the iMX6ULL EVK schematic design.

Thanks & Regards,
Ritesh M Patel

0 件の賞賛
返信
874件の閲覧回数
AMAL-DICORTECH
Contributor I
Hi, @riteshmpatel
Thank you for your valuable note.
0 件の賞賛
返信