MCIMX8M-EVKB design

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MCIMX8M-EVKB design

1,773件の閲覧回数
nadira
Contributor I

3.3V J1001 HDMI CEC signal is connected HDMI_CEC with no level shift to 1.8V as HDMI_AVDDIO is 1.8V. Also HPD signal as highlighted in below schematics 

The D1003 voltage drop is 0.59V only.

pastedImage_1.png

pastedImage_2.png

pastedImage_3.png

0 件の賞賛
返信
5 返答(返信)

1,623件の閲覧回数
nadira
Contributor I

Hi Rita,

As per design HDMI_CEC is connected to IMX8 Processor. The Signal HDMI_CEC in generally 3.3V logic signal, but my question here is As per design HDMI_AVDDIO is 1.8V this means interface is tolerant to 1.8V logic signals only. So why this HDMI_CEC (3.3V logic Signal) Connected to IMX8 Processor without any level translator?

Regards,

Yaseen

0 件の賞賛
返信

1,623件の閲覧回数
Rita_Wang
NXP TechSupport
NXP TechSupport

Hi Yaseen,

I am confirming it for you.  And will give you reply as soon as possible.

Have a nice day

Rita

0 件の賞賛
返信

1,623件の閲覧回数
nadira
Contributor I

Hi Rita Wang,

How are you?

Any updates for my question.

Regards,

Yaseen

0 件の賞賛
返信

1,623件の閲覧回数
Rita_Wang
NXP TechSupport
NXP TechSupport

Hi Yaseen,

Sorry for late reply, I am not at work on last days. About your above questions, I have confirmed with our expert team. Here is the reply:

There are some mistakes in the 8m datasheet;

power domain of HDMI_CEC, HDMI_DDC_SCL, HDMI_DDC_SDA are not correct;

HDMI_CEC, HDMI_DDC_SCL, HDMI_DDC_SDA are connected directly the HDMI PHY;

HDMI_CEC is 3.3V;

HDMI_DDC_SCL, HDMI_DDC_SDA are up to 5v;

 

image-2019-10-08-20-15-05-914.png

Have a nice day

Rita

0 件の賞賛
返信

1,623件の閲覧回数
Rita_Wang
NXP TechSupport
NXP TechSupport

Hi,

Do you mean the HDMI_CEC power? Could you tell us your question exactly. I will confirm it for you.

Have a nice day

Rita

0 件の賞賛
返信