About interrupt

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 
794件の閲覧回数
goto11
Contributor III

Hello,community

About the following three questions

About IRQ56 to IRQ63 in Table 7-1 of i.MX 7Dual Applications Processor Reference ManualI want to know the register names for enabling / disabling INT7 to INT0?

GPIO1 Combined interrupt indication for GPIO1 signal 0 throughout 15

Does an interrupt occur if any valid interrupt condition from signal0 to signal15 is met?

Does the combined interrupt indication also occur under the interrupt condition from INT7 to INT0?

Best Regards,
Goto

ラベル(1)
0 件の賞賛
返信
1 解決策
716件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Goto

for enabling / disabling gpio interrupts one can check GPIOx_ICR,

GPIOx_IMR registers described in sect.8.3 General Purpose Input/Output (GPIO)

i.MX 7Dual Applications Processor Reference Manual

>Does an interrupt occur if any valid interrupt condition from signal0 to signal15 is met?

yes

>Does the combined interrupt indication also occur under the interrupt condition from INT7 to INT0?

for example "Combined interrupt indication for GPIO1 signal 0 throughout 15" - if any of GPIO1(0)

through GPIO1(15) has enabled interrupt.

"Active HIGH Interrupt from INT7 from GPIO" only if GPIO1(7) interrupt is enabled.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
717件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Goto

for enabling / disabling gpio interrupts one can check GPIOx_ICR,

GPIOx_IMR registers described in sect.8.3 General Purpose Input/Output (GPIO)

i.MX 7Dual Applications Processor Reference Manual

>Does an interrupt occur if any valid interrupt condition from signal0 to signal15 is met?

yes

>Does the combined interrupt indication also occur under the interrupt condition from INT7 to INT0?

for example "Combined interrupt indication for GPIO1 signal 0 throughout 15" - if any of GPIO1(0)

through GPIO1(15) has enabled interrupt.

"Active HIGH Interrupt from INT7 from GPIO" only if GPIO1(7) interrupt is enabled.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信