WDOG ISR

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

WDOG ISR

443件の閲覧回数
Shruthi_C
Contributor II

HI,

I have initialized WDOG with 500ms and Before WDOG  going to RESET,  we have only 128 clock cycles in WDOG ISR,  Can we increase this 128 clock cycles, because I want some things to write on param table before RESET.

 

Please support on this

Thank You

0 件の賞賛
返信
2 返答(返信)

418件の閲覧回数
VaneB
NXP TechSupport
NXP TechSupport

Hi @Shruthi_C 

The reset can be delayed by the WDOG 128 BUS_CLK cycles, as you mentioned, but also can have more delay by the RCM up to 512 LPO clock cycles.

Please refer to Example S32K144 WDOG RCM interrupt.

 

B.R.

VaneB

0 件の賞賛
返信

402件の閲覧回数
Shruthi_C
Contributor II

HI, 

Thank You so much VaneB

0 件の賞賛
返信