Hi Ken3,
Please check the feedback from AE team:
I tested an SDK example “lpspi_transfer_s32k144” with S32K144-EVB, change the BUS_CLK to 48Mhz(If 40 MHz when using PLL as system clock source, S32K-RM, page 560), the LPSPI module is use FIRCDIV2_CLK which is 48Mhz, the program runs normally.
But set BUS CLK to more 40Mhz maybe not an appropriate choice for the LPSPI slave or master communication except loopback according to the S32-DS’s LPSPI electrical specifications (page 52, Table 32), and I think 40Mhz is enough to achieve the max communication baud rate 10Mhz.
Also if the bus clock is same system clock, an asynchronous wakeup event during VLPS mode entry may result in possible system hang scenario according to ERR011063 in S32K142_0N33V Errata.
If the users use their code to perform VLPS mode transition must aware of this and take some measures. If use SDK’s pwrMan module, before actually doing the transition the program will switch to a temperate state with the SYS_CLK and BUS_CLK is set to the right value.
Best Regards,
Robin
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------
Hi Ken3,
Please check the feedback from AE team:
I tested an SDK example “lpspi_transfer_s32k144” with S32K144-EVB, change the BUS_CLK to 48Mhz(If 40 MHz when using PLL as system clock source, S32K-RM, page 560), the LPSPI module is use FIRCDIV2_CLK which is 48Mhz, the program runs normally.
But set BUS CLK to more 40Mhz maybe not an appropriate choice for the LPSPI slave or master communication except loopback according to the S32-DS’s LPSPI electrical specifications (page 52, Table 32), and I think 40Mhz is enough to achieve the max communication baud rate 10Mhz.
Also if the bus clock is same system clock, an asynchronous wakeup event during VLPS mode entry may result in possible system hang scenario according to ERR011063 in S32K142_0N33V Errata.
If the users use their code to perform VLPS mode transition must aware of this and take some measures. If use SDK’s pwrMan module, before actually doing the transition the program will switch to a temperate state with the SYS_CLK and BUS_CLK is set to the right value.
Best Regards,
Robin
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------
