LS1028A JTAG Connectivity

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

LS1028A JTAG Connectivity

1,099 次查看
Sathian
Contributor II

We have custom based LS1028A board and trying to halt the processor via JTAG. 

We could able to do "halt" in EVM(Attached image) but not in custom board, What could be the problem and solution ?

0 项奖励
1 回复

1,092 次查看
ufedor
NXP Employee
NXP Employee

Which exactly DUT board is in question?

Is POR behaviour of the reset signals on the DUT board similar to shown in the "Figure 6. Power-On Reset Sequence" in the QorIQ LS1028A Reference Manual?

Is the DUT board capable to boot?

Please confirm that JTAG interface is implemented as described in the AN12028 - QorIQ LS1028A Design Checklist, 5.20 JTAG pin termination recommendations.

Is TRST_B asserted during power-on reset flow?

 

0 项奖励