eSCI Interface for communication through interrupt in MPC5777c

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

eSCI Interface for communication through interrupt in MPC5777c

Jump to solution
679 Views
prathapvc
Contributor III

Can you share an example code for eSCI Interface for serial communication by enabling TDRE and RDRF interrupts since same interrupt vector is present for both TDRE and RDRF interrupts i am not able to  receive the data packets in the ISR after copying the data packets to be transmitted into SDR(Data register) in the same ISR

0 Kudos
1 Solution
660 Views
davidtosenovjan
NXP TechSupport
NXP TechSupport

Hi,

I think we probably don’t have an example for this specific configuration. We have mostly been using polling mode.

 

However it should be difficult to adapt it to the interrupt driven mode. The fact eSCI interrupt sources are multiplexed to one vector, mean you will need to test it in the ISR before use to distinguish which source it is. Just it is needed to realize that both flags TDRE and RDRF are being set by eSCI state machine, but cleared by SW (w1c operation).

 

Here I would recommend to pay attention to following document, especially sections 3.2 and 3.3, as it is sources of issues quite often:

http://www.nxp.com/files/32bit/doc/eng_bulletin/EB758.pdf

 

How to configure interrupt, you may see in the most examples, for instance in this base one (PIT interrupt):

https://community.nxp.com/t5/MPC5xxx-Knowledge-Base/Example-MPC5777C-PinToggleStationery-GHS714/ta-p...

View solution in original post

0 Kudos
1 Reply
661 Views
davidtosenovjan
NXP TechSupport
NXP TechSupport

Hi,

I think we probably don’t have an example for this specific configuration. We have mostly been using polling mode.

 

However it should be difficult to adapt it to the interrupt driven mode. The fact eSCI interrupt sources are multiplexed to one vector, mean you will need to test it in the ISR before use to distinguish which source it is. Just it is needed to realize that both flags TDRE and RDRF are being set by eSCI state machine, but cleared by SW (w1c operation).

 

Here I would recommend to pay attention to following document, especially sections 3.2 and 3.3, as it is sources of issues quite often:

http://www.nxp.com/files/32bit/doc/eng_bulletin/EB758.pdf

 

How to configure interrupt, you may see in the most examples, for instance in this base one (PIT interrupt):

https://community.nxp.com/t5/MPC5xxx-Knowledge-Base/Example-MPC5777C-PinToggleStationery-GHS714/ta-p...

0 Kudos