The attached picture is taken from the reference manual of T1042. The query here is why there are only 2 sub-bank selection bits shown on each chip (indicated in red)? In this example all 8 sub banks are being used, and for that to happen we need 3 sub-bank selection bits (indicated in red in DDR controller). Please let me know where is the 3rd bit? Thank you!