Hi surya,
what error are you facing?
please take a look to this post which explains were the clock sources and dividers are. CCM_CLK02 follows same principle as SAIx_CLK_ROOT indicated here iMX7D : SAIx_CLK_ROOT minimum frequency value for SAI (Serial Audio Interface )module
Best regards,
Carlos
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------