RT1170 EVKB: QSPI with FlexIO

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

RT1170 EVKB: QSPI with FlexIO

跳至解决方案
1,191 次查看
lsrbigfoot
Contributor III

I am looking to simulate QPSI on FlexIO, using the MIMXRT1170-EVKB.

It appears that board examples for FlexIO (driver_examples\flexio\spi) only include LPSPI examples for a single lane SPI (PCS, SOUT, SIN, and CLK).

Are there any examples available on how to simulate QPSI (PCS, DATA[0, 1, 2, 3], and CLK) via FlexIO?

Previous post Solved: RT1011 QSPI implementation - NXP Community appears to indicate that QSPI is possible with LPSPI and with FlexIO. I see where LSPI can be configured to do QSPI? But how can I use FlexIO to simulate QSPI?

标记 (3)
0 项奖励
回复
1 解答
1,143 次查看
vicentegomez
NXP TechSupport
NXP TechSupport

Sorry we do not have sample for that

在原帖中查看解决方案

0 项奖励
回复
2 回复数
1,063 次查看
lsrbigfoot
Contributor III

After looking at FlexIO example for a traditional SPI implementation, I have a question about the FlexIO peripheral and how the shift register(s) work.

Knowing that QSPI mode requires 4 data pins (Rx or Tx), will FLEXIO require the use of 4 shift registers to receive or send each bit on each data pin? Also, for implementing QSPI mode, can one FlexIO shift register be configured to distribute (receive or send) each bit onto the 4 data pins in QSPI bit order? I'm thinking that the former (4 register approach) is easier to do (if not only option).

0 项奖励
回复
1,144 次查看
vicentegomez
NXP TechSupport
NXP TechSupport

Sorry we do not have sample for that

0 项奖励
回复