pins state during POR

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

pins state during POR

ソリューションへジャンプ
662件の閲覧回数
eishishibusawa
Contributor III

Dear Sir

 

I want to ask you about i.MX6ULL.

 

Q1.

I want to know the state of the pins during POR is asserted.

Does it have been described in the manual or data sheet?

 

Best Regards,

Eishi SHIBUSAWA

ラベル(1)
0 件の賞賛
返信
1 解決策
528件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

  There are pin states, provided in the DataSheet(s), relate to situation just after reset ;

pin states during power on \ reset are not guaranteed.

Regards,

Yuri.

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
529件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

  There are pin states, provided in the DataSheet(s), relate to situation just after reset ;

pin states during power on \ reset are not guaranteed.

Regards,

Yuri.

0 件の賞賛
返信
528件の閲覧回数
joanxie
NXP TechSupport
NXP TechSupport

refer to the data sheet:

"The SRC_POR_B signal controls the processor POR and must be immediately asserted at
power-up and remain asserted until the VDD_ARM_CAP, VDD_SOC_CAP, and VDD_PU_CAP
supplies are stable. VDD_ARM_IN and VDD_SOC_IN may be applied in either order with no
restrictions."

for more detailed information, pls refer to the Power-Up Sequence of data sheet.

0 件の賞賛
返信