Where can I find description about Master Clock (MCLK) options for the MSEL field. There are no description in the main datasheet.
Br,
Linas
Hello,
if You mean I2Sx_TCR2[MSEL] bit field - "Option 1 means SAx_CLK_ROOT. Other options are no connection".
Have a great day,
Yuri
------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!