i.MX6UL Power-Rails

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 
880件の閲覧回数
juergene
Contributor III

Hello community,

i wanted to know, why are the following power rails shown in the MCIMX6UL-EVK design schematic

VDD_ARM_IN: 400 mA

VDD_SOC_IN: 500 mA

pastedImage_1.png

Because there is only one power rail and this is VDD_SOC_IN.

Defined with a maximum supply current of 500 mA (i.MX6UL datasheet)

pastedImage_0.png

Does it mean the i.MX6UL need more than 500 mA at VDD_SOC_IN - Rail (900 mA given from schmeatic) ?

Best regards

ラベル(1)
0 件の賞賛
返信
1 解決策
746件の閲覧回数
gusarambula
NXP TechSupport
NXP TechSupport

Hello Juergen Elst,

The values on the i.MX6UL Datasheet are correct. I would say that the reason why there is more capacity on the schematic is because it’s using LDOs instead of a PMIC so they are listing the capacity of the LDO itself rather than the requirements.

The extra current does not hurt but should not be required.

Regards,

元の投稿で解決策を見る

1 返信
747件の閲覧回数
gusarambula
NXP TechSupport
NXP TechSupport

Hello Juergen Elst,

The values on the i.MX6UL Datasheet are correct. I would say that the reason why there is more capacity on the schematic is because it’s using LDOs instead of a PMIC so they are listing the capacity of the LDO itself rather than the requirements.

The extra current does not hurt but should not be required.

Regards,