Where is the start address of System Debug SJC memory map of i.MX53?

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Where is the start address of System Debug SJC memory map of i.MX53?

975 次查看
m_c
Senior Contributor I

Where is the start address of System Debug SJC memory map of i.MX53?

According to the document, it said 0x0h. But it should be belong to boot rom.

pastedImage_1.png

pastedImage_3.png

标签 (1)
标记 (2)
0 项奖励
回复
2 回复数

675 次查看
Yuri
NXP Employee
NXP Employee

Hello,

   Using Extradebug Registers is special Freescale (NXP) JTAG-based technology, used mainly
for internal (manufacturer)  testing. It requires general JTAG interface,
that usually is used for BSDL
testing.
Please refer to section 67.10 (Programmable Registers)
of the RM : “SJC registers are only
accessible by JTAG interface. They are not memory mapped
to processor address space, so the absolute
addresses provided by default in the SJC memory map
are not valid.”


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复

675 次查看
m_c
Senior Contributor I

We have ARM DS-5 and can connect with MCIMX53-QSB. May we get SJC_SSR via ARM DS-5?

0 项奖励
回复