Usage of Signal M4_NMI / M7_NMI

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Usage of Signal M4_NMI / M7_NMI

跳至解决方案
749 次查看
Niebel-TQ
Contributor IV

i.MX8MQ / i.MX8MM / i.MX8MN has the opportunity tho mux this signal on PAD GPIO1_IO05. In the reference manual ist only a link to CortexM Documentation from ARM

In the implementatation of above called SOC: is this signal an input to trigger the NMI exception our an Output signalling the occurence of the exception? What is the active level of the signal - Low or High?

Thanks in Advance

Markus

 

标签 (1)
0 项奖励
回复
1 解答
743 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Markus

 

it is input to trigger the NMI exception, active level high.

 

Best regards
igor

在原帖中查看解决方案

0 项奖励
回复
1 回复
744 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Markus

 

it is input to trigger the NMI exception, active level high.

 

Best regards
igor

0 项奖励
回复