UART pins condition during power on reset

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

UART pins condition during power on reset

Jump to solution
946 Views
YusukeHirai
Contributor I

Hi,

I am trying to use two CPUs and let them communicate with UART.
(One is MCIMX6Y2CVM08AB, and the other is other manufacturers.)

I was worried about whether both signals were output for the power-on reset condition .

It was confirmed that the cpu of other manufacturers became hi-z and there was no problem.
But I didn't understand the operation of IMX6.
So I have a question about this.

There is a description out of reset condition in the IMX6's data sheet.
However, there is no description of reset condition.
Does anyone know?

The IMX6 uses the following pins
GPIO3_IO0 (LCD_CLK)
GPIO_IO1 (LCD_ENABLE)

Please let me know if anyone knows.


Regards,

Yusuke

 

0 Kudos
1 Solution
921 Views
Yuri
NXP Employee
NXP Employee

@YusukeHirai 
Hello,

   During power up sequence and short period of stabilization, also during reset,
i.MX 6ULL pin states
are not pre-defined.

Regards,
Yuri.

 

View solution in original post

0 Kudos
7 Replies
922 Views
Yuri
NXP Employee
NXP Employee

@YusukeHirai 
Hello,

   During power up sequence and short period of stabilization, also during reset,
i.MX 6ULL pin states
are not pre-defined.

Regards,
Yuri.

 

0 Kudos
909 Views
ban45
Contributor III

Hello

 

If the connected device is an output, will it conflict?

Is it high impedance during reset?

best regard

0 Kudos
892 Views
Yuri
NXP Employee
NXP Employee

@ban45 
Hello,

  During power on sequence and reset - conflicts are possible.

Regards,
Yuri.

0 Kudos
886 Views
ban45
Contributor III

Hello,

What should I do if I connect another CPU via UART communication?

Other companies' CPUs have high impedance or input during reset.(At power-on reset)

Is there any output during the reset?
In that case, you will break the device that is OUTPUT in the connected device.
Could you please tell me how to connect the output pin to the GPIO pin?

 

best regard

0 Kudos
878 Views
Yuri
NXP Employee
NXP Employee

@ban45 

  Reliable solution - using buffers.

 

~Yuri.

0 Kudos
874 Views
ban45
Contributor III

Hello

Is it the same for memory related such as DDR3?

Is it necessary to buffer everything if the other party is output?

best regard

0 Kudos
859 Views
Yuri
NXP Employee
NXP Employee

@ban45 
Hello,

  Follow i.MX 6ULL reference design - at least - it has been tested.

  Also, from section 4.2.3 (Power Supplies Usage) of i.MX 6ULL Datasheet for Consumer Products
( Rev. 1.3, 08/2018):
  All I/O pins should not be externally driven while the I/O power supply for the pin (NVCC_xxx) is OFF.

Regards,
Yuri.

0 Kudos