UART output garbled

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

UART output garbled

跳至解决方案
912 次查看
caibai
Contributor III

hi,

    i run FreeRTOS on cortex-M4 and linux on cortex-A9,when i run demo app <FreeRTOS_BSP_1.0.0_iMX6SX/examples/imx6sx_sdb_m4/demo_apps/low_power_imx6sx/periodic_wfi_qspi> and cortex-M4 uart garbled after linux startup,it seems that uart clock is change,what can i do?

选区_009.png

标签 (1)
0 项奖励
1 解答
683 次查看
Carlos_Musich
NXP Employee
NXP Employee

Hi cai bai,

Sometimes there are problems in clock sync when A9 starts. Run your system and stop the bootloader, then apply the following commands and run your application.

env default -a

setenv fdt_file imx6sx-sdb-m4.dtb

setenv bootcmd "run m4boot;${bootcmd}"

setenv mmcargs "${mmcargs} uart_from_osc"

saveenv

Please let me know if it works.


Regards,
Carlos

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

3 回复数
684 次查看
Carlos_Musich
NXP Employee
NXP Employee

Hi cai bai,

Sometimes there are problems in clock sync when A9 starts. Run your system and stop the bootloader, then apply the following commands and run your application.

env default -a

setenv fdt_file imx6sx-sdb-m4.dtb

setenv bootcmd "run m4boot;${bootcmd}"

setenv mmcargs "${mmcargs} uart_from_osc"

saveenv

Please let me know if it works.


Regards,
Carlos

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

683 次查看
caibai
Contributor III

it work now ,thank you very much

683 次查看
caibai
Contributor III

i find that uart root clock will change from osc to PLL3 ,so when i get this change on cortext-M4, then reconfigure uart like

DbgConsole_Init(BOARD_DEBUG_UART_BASEADDR,80000000,115200);

but it also output garbled.

when are the clock init in linux

0 项奖励